



AUTOMOTIVE REFINISH

KIA Sunset Yellow Repair Process National Rule Repair Process

Technical Bulletin
September-2018

The process in this document outlines the PPG products necessary to complete the repairs for the KIA Sunset Yellow color scheme. Contact your PPG representative for full documentation on the approved products, systems and processes. The repair process below is designed for National Rule areas only.

PREPARATION OF REPAIR AREA:

- Wash vehicle with soap and water and dry thoroughly.
- Wipe area to be repaired with appropriate ONECHOICE® SX wax and grease remover.
 - Refer to P-Sheet OC-42. [Link](#)
- Prep vehicle per the current KIA TSB SC166 bulletin, available through the Kia WebDCS system.
- Blow off area with compressed air and re-clean with appropriate *OneChoice* SX solventborne cleaner.
- If any bare metal substrate is visible, apply *OneChoice* SX1071 ECOBASE™ 5.5 Etch Prime as directed per P-Sheet OC-6.
 - [Link](#)
- Apply *OneChoice* SX1057 Flexible 2K Surfacer to the repair area as per P-Sheet OC-32
 - [Link](#)

If applying a primer sealer to the repair, use *OneChoice* SX1056 Flexible 2K Sealer as directed by P-Sheet OC-22 [Link](#).

- [Link](#)

COLOR APPLICATION:

- Apply appropriate DELTRON® DBC, GLOBAL REFINISH SYSTEM®, NEXA AUTOCOLOR® 2K®, ENVIROBASE® High Performance, or AQUABASE® Plus activated basecoat to the repair area.
 - Refer to *Deltron* P-Sheet P-175 for DBC basecoat (with DX57) (National Rule) [Link](#)
 - Refer to *Global Refinish System* P-Sheet EU-02 for BC basecoat (with D888) [Link](#)
 - Refer to *Nexa Autocolor 2K* PDS N5.3.1 for P422 basecoat [Link](#)
 - Refer to *Envirobase* High Performance P-Sheet EB-143 for EHP basecoat (with T492 & T493) [Link](#)
 - Refer to *Aquabase* Plus PDS N5.3.2 for ABP basecoat (with P935-1250 & P935-1255) [Link](#)

CLEARCOAT APPLICATION:

- Apply the appropriate premium *Deltron*, *Global Refinish System*, *Nexa Autocolor 2K*, *Envirobase* High Performance or *Aquabase* Plus clearcoat to the repair as directed by the P-Sheet.

Note: The specified process above will provide optimum chip resistance.